

PONTIFICIA UNIVERSIDAD CATÓLICA DE CHILE  
COLLEGE OF ENGINEERING  
DEPARTMENT OF ELECTRICAL ENGINEERING  
ABET COURSE SYLLABI

**IEE2783 DIGITAL SYSTEMS LABORATORY**

<b>Credits and contact hours:</b>	5 UC credits / 5 hours a week labs
<b>Instructor's name:</b>	Enrique Álvarez
<b>Course coordinator's name</b>	To be defined
<b>Textbook:</b>	Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification. McGraw Hill, 2005.
<b>Course Catalog Description:</b>	This course allows the student to review the contents studied during the undergraduate course of digital systems through the implementation in FPGA of complex digital systems.
<b>Prerequisite Courses:</b>	IEE2713 Digital Systems, IEE2183 Electrical Measurements Laboratory
<b>Co-requisite Courses:</b>	To be defined
<b>Status in the Curriculum:</b>	Elective
<b>Course Learning Outcomes:</b>	<ol style="list-style-type: none"><li>1. Design and implementation of complex digital systems using discrete components (TTL and HC) and mainly FPGAs.</li><li>2. Learn hardware-oriented programming languages such as Verilog.</li><li>3. Solve engineering problems with given specifications by developing digital systems.</li></ol>
<b>Relation of Course to ABET Criteria:</b>	<ol style="list-style-type: none"><li>a. Knowledge of mathematics, science and engineering</li><li>b. Design and conduct experiments: analyze and interpret data</li><li>c. Design a system, component, or process</li><li>d. Multidisciplinary teams</li><li>e. Identify, formulate, and solve engineering problems</li><li>i. Recognition of the need for, and an ability to engage in life-long learning</li><li>k. Techniques, skills, and modern tools for engineering practice.</li></ol>

**Topics covered:**

1. Experience 1 – TTL, HC and FSM design
  - a. Characterization of TTL and HC technologies
  - b. Design and discrete implementation of an FSM for and specific engineering problem
2. Experience 2 - EEPROM
  - a. Design and implementation of an asynchronous serial communication protocol using an EEPROM for combinational logic
3. Experience 3 – Introduction to the FPGA
  - a. Design and implementation of a function generator using an FPGA
4. Experience 4 – Pong
  - a. Use of peripherals such as the VGA
  - b. Design and implementation in FPGA of the game Pong
5. Experience 5 – Digital Piano
  - a. Use of peripherals such as a computer keyboard (PS2 protocol)
  - b. Design and implementation in FPGA of a two-octaves piano.
6. Project
  - a. Design and implementation in FPGA of a complex digital system